

A

B

C


D

A

B

C



D



Signals used during FPGA configuration (see XAPP502):
D0-D7
CSI_B, RDWR_B, CCLK, PROG_B, DONE, INIT_B, M0, M1



Additional signals used during FIFO mode:
ACBUS0 (RXF#)
ACBUS2 (RD#)
ACBUS3 (WR#)
ACBUS5 (CLKOUT)
ACBUS6 (OE#)

spare I/Os:





Title		
Size	Number	Revision
A		
Date:	7/6/2013	Sheet of
File:	X:\ov\ov_ftdi\hardware\usb.SchDoc	Drawn By:



A



B





C



D

Title		
Size	Number	Revision
A		
Date:	7/6/2013	Sheet 3 of
File:	X:\ov\...\target USB interfaces v3.SchDoc	Drawn By:

optional RAM clk termination



Title		
Size	Number	Revision
A		
Date:	7/6/2013	Sheet of
File:	X:\ov\ov_ftdi\hardware\RAM v3.SchDoc	Drawn By:

A

A

B







B

C

C

D


D



Title		
Size	Number	Revision
A		
Date:	7/6/2013	Sheet 13 of 13
File:	X:\ov\...\FPGA power v3.SchDoc	Drawn By:

U2C


BANK 2



XC6SLX9-3TQG144C


U2A

BANK 0



XC6SLX9-3TQG144C

P1



Header 9

XC6SLX9-3TQG144C


Signals used during FPGA configuration
(see XAPP502):
D0-D7
CSI_B, RDWR_B, CCLK, PROG_B,
DONE, INIT_B, M0, M1

Additional signals used during FIFO
mode:
ACBUS0 (RXF#)
ACBUS2 (RD#)
ACBUS3 (WR#)
ACBUS5 (CLKOUT)
ACBUS6 (OE#)

spare I/Os:
R3 1K OSCO
0603

U2D


BANK 3




XC6SLX9-3TQG144C

U2B



BANK 1




XC6SLX9-3TQG144C



TL1105LF160Q



Spare 50MHz clock for bringup



Title

Size

A

Date:

File:

Number

7/6/2013

X:\ov\ov_ftdi\hardware\fpga.SchDoc

Revision

Sheet of

Drawn By:

A

B

C



D

A




B

C


D



Power supply test points, top side



Title		
Size	Number	Revision
A		
Date:	7/6/2013	Sheet of
File:	X:\ov\ov_ftdi\hardware\power.SchDoc	Drawn By:



Top Layer

Top Overlay

Mechanical 1
Mech2 (Acrylic)
Mechanical 5

Multilayer

Mechanical 11
Mechanical 13
Mechanical 14
Mechanical 15
Mechanical 16



FarSite COMMUNICATIONS



JOINGBORG


Album

8086.NET


SerialMon

CopyTrans

PacketBLUE.com




- Layer2 (Ground)
 - Mechanical 1
 - Mechanical 5
 - Mechanical 11
 - Mechanical 13
 - Mechanical 14
 - Mechanical 15
 - Mechanical 16
- Multilayer



Layer 3 (3.3v)
Mechanical 1
Mechanical 5
Mechanical 11
Mechanical 13
Mechanical 14
Mechanical 15
Mechanical 16

Multilayer




BottomLayer Bottom Overlay


Mechanical 1
Mech2 (Acrylic)
Mechanical 5
Mechanical 11
Mechanical 13
Mechanical 14
Mechanical 15
Mechanical 16

Multilayer







Top Solder



Bottom Solder






Top Overlay






OpenVizsla v3

(c) 2013 bushing



Mech2 (Acrylic)





Mechanical 1
Mech2 (Acrylic) Keepout
Mechanical 5
Mechanical 10
Mechanical 11
Mechanical 13
Mechanical 14
Mechanical 15
Mechanical 16




Layer Stack Up Detail for: ov_ftdi.PcbDoc

Layer Name	Gerber Document	Copper Thickness	Dielectric Height	Dielectric Material	Dielectric Constant	Dielectric Type
Top Solder Mask	(.GTS)		0.4mils	Solder Resist	3.50	
Top Layer	(.GTL)	1 oz	8 mils	FR-4	4.80	Core
Internal Plane 1	(.GP1)	1 oz	40 mils	FR-4	4.80	PrePreg
Internal Plane 2	(.GP2)	1 oz	8 mils	FR-4	4.80	Core
Bottom Layer	(.GBL)	1 oz				
Bottom Solder Mask	(.GBS)		0.4mils	Solder Resist	3.50	

Notes: unless otherwise specified

1. Silkscreen both sides with non-conductive, RoHS compliant ink not allowed on component pads or vias (color = WHITE)
2. Material: RoHS-compliant FR4, 1 oz copper on all layers
3. Solder mask: RoHS-compliant SMOBC, type LPI (color = RED)
4. Finish: ENIG
5. All hole sizes are after plating
6. Vendor may use tear drops to improve annular rings as long as DRC rules are followed
7. All finished pads to be 100% electrically tested



Mechanical 1
Mech2 (Acrylic)
Mechanical 5 Drill Drawing

Mechanical 11
Mechanical 13
Mechanical 14
Mechanical 15
Mechanical 16

Size legend:
1 sq in

Symbol	Hit Count	Tool Size	Plated	Hole Type
○	4	12.992mil (0.33mm)	PTH	Round
□	198	18mil (0.457mm)	PTH	Round
▽	87	35.433mil (0.9mm)	PTH	Round
☆	12	36.221mil (0.92mm)	PTH	Round
⊕	4	39.37mil (1mm)	PTH	Round
✕	6	90.551mil (2.3mm)	PTH	Round
⊗	4	125.984mil (3.2mm)	PTH	Round
	315 Total			

Drill Drawing.